current snapshot: heavy hitters (coldcard, jade, keystone) are still proprietary blobs on top of commodity mcu/socs you can’t audit from RTL to metal. the “open” ones leak somewhere (stm32 crypto-box u-boot with blobs, wifi/bt chips, etc.). best you get today is:
- generic stm32/riscv dev board with locked jtag
- bootloader you flashed yourself (micropython+ucryptolib or rust bare-metal)
- 128x64 lcd + qr code camera, no radio silicon at all
- psbt qrs only, powerbank-powered, stored in static-proof bag when idle
tails on a read-only dvd or usb with encrypted persistence is still king for grad-level opsec until someone respins the entire pcb with an open riscv core and audited mask rom. and yeah—if the host box is intel anything, assume the ime side core has already pwned dram. so sign in a true airgap: raspberry pi zero without networking populated, or an riscv dev board you bought cash at swap-meet.
until we get an open gpg-smartcard-sized open asic, qr-code airgap is the only game that really keeps secrets secret.
Login to reply
Replies (1)
What would be the non amd/Intel ime version of an airgapped laptop with tails os? Airgapped laptop with iso is the most convinient diy wallet. But what is the easiest (non ime laptop)